

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 2

Amendments to the Claims:

Please replace all prior versions, and listings of claims in the application with the following listing of claims.

Listing of claims

Claim 1 (withdrawn): Apparatus for use in a computer system comprising:

- a bus architecture;**
- a plurality of modules connected to the bus architecture, at least one module being latency tolerant and at least one module being latency intolerant, wherein the bus architecture comprises:**
 - a primary bus having latency intolerant modules connected thereto;**
 - a secondary bus having latency tolerant modules connected thereto; and**
 - a primary to secondary bus interface module interconnecting the primary and secondary buses.**

Claim 2 (withdrawn): Apparatus as claimed in claim 1, wherein the length of the secondary bus is greater than that of the primary bus.

Claim 3 (withdrawn): Apparatus as claimed in claim 2, wherein the primary bus is less than, or equal to, three pipeline stages in length.

Claim 4 (withdrawn): Apparatus as claimed in claim 1 wherein latency tolerant modules connected to the secondary bus are arranged such that the least tolerant modules are located closer to the primary bus than the more tolerant modules.

Claim 5 (withdrawn): Apparatus as claimed in claim 1, wherein the bus architecture has two or more secondary buses, each one connected to the primary bus via a separate primary to secondary interface module.

Claim 6 (withdrawn): Apparatus as claimed in claim 1, wherein the primary bus comprises:

- a write data bus for transferring write data between modules;**

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 3

a read data bus for transferring read data between modules;
a transaction bus for transferring control data between modules,
the read data bus and the write data bus being physically separate from one another.

Claim 7 (withdrawn): Apparatus as claimed in claim 1, wherein the secondary bus comprises:

a write data bus for transferring write data between modules;
a read data bus for transferring read data between modules;
a transaction bus for transferring control data between modules,
the read data bus and the write data bus being physically separate from one another.

Claim 8 (withdrawn): Apparatus as claimed in claim 6, wherein a read transaction by a master module involves placing read address data indicating the location of the required data on the transaction bus to which the master module is connected, and the master module receiving the required read data from a target module on the read data bus to which the master module is connected at an arbitrary time after the read address has been placed on the transaction bus, and wherein the write and transaction buses are available for use during reception by the master module of the return read data.

Claim 9 (withdrawn): Apparatus as claimed in claim 6, further comprising:

means for assigning each module in the system one of a predetermined number of priority levels;
means for assigning each module an initial position within a queue;
means for receiving respective transaction requests from modules;
means for filtering the transaction requests from the modules so as to retain the requests from those modules having the highest priority level of the modules making such requests, thereby producing a set of filtered requests;
means for selecting from the set of filtered requests, the transaction request from the module having the highest position within the queue, and
means for sending a request grant message to the module from which the selected transaction request was received.

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 4

Claim 10 (withdrawn): Apparatus as claimed in claim 9, wherein the number of modules exceeds the predetermined number of priority levels.

Claim 11 (withdrawn): Apparatus as claimed in claim 9, comprising means to place a module receiving a transaction grant message at the bottom of the queue.

Claim 12 (withdrawn): Apparatus as claimed in claim 1, further comprising:
a first arbiter means for controlling initiating transactions on the bus architecture; and
a second arbiter means for controlling return transactions on the bus architecture.

Claim 13 (withdrawn): Apparatus as claimed in claim 12, wherein the first arbiter means controls use of the write and transaction buses and the second arbiter means controls use of the read bus.

Claim 14 (withdrawn): Apparatus as claimed in claim 12, wherein each module is assigned an address range in a memory map of the apparatus, and wherein the apparatus further comprises;

reception means for receiving and storing availability data indicative of the availability of modules;

transaction request means for producing a transaction request including target address data indicating a target location in the memory map for the transaction;

decoding means for decoding the target address data to produce identity data relating to a target module, the target module being assigned an address range in the memory map which includes the target address data;

comparison means for analysing the stored availability data corresponding to the target module identified by the identity data; and

transaction means, responsive to the comparison means, for terminating the transaction request if the analyzed availability data indicates that the target module is unavailable.

Claim 15 (withdrawn): Apparatus as claimed in claim 14, comprising a control means for controlling access to the bus architecture by the modules and wherein the transaction means

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 5

is operable to forward the transaction request to the control means, if the analyzed availability data indicates that the target module is available.

Claim 16 (withdrawn): Apparatus as claimed in claim 14, comprising:

- means for receiving data requests from modules for respective required data packets, each request including address data indicating the location of the data packet concerned, and sequence data indicating the timing of the request relative to other data requests;

- means for receiving returned data packets and associated sequence data;

- a storage device for storing the returned data packets in respective storage locations therein, in the order indicated by the associated sequence data; and

- retrieval means for retrieving data packets from the storage device in the order of the storage locations of the storage device.

Claim 17 (withdrawn): Apparatus as claimed in claim 16, wherein the retrieval means is operable to cycle through the storage locations of the storage device.

Claim 18 (withdrawn): Apparatus as claimed in claim 16, wherein the storage device is provided by a dual port RAM device.

Claim 19 (withdrawn): Apparatus as claimed in claim 16, comprising:

- a storage device;

- means for receiving read transaction requests from modules, each request including address data indicating the location of the data to be retrieved, and identity data indicating the source of the transaction message;

- means for sending the address data to the storage device;

- means for storing the identity data in a queue;

- means for receiving a retrieved data item from the storage device;

- means for matching the retrieved data item with the identity data at the front of the queue; and

- means for returning the retrieved data to the module identified by the matched identity data.

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 6

Claim 20 (withdrawn): Apparatus as claimed in claim 1, comprising:

an arbitration unit for granting access to the bus in response to requests received from the modules, the granting of access being in the form of a dedicated data packet issued from the arbitration unit, whereby only the module which has been granted access can use that particular dedicated packet to gain access to the bus;

wherein the arbitration unit is operable to issue empty data packets during periods when the bus is idle, the empty data packets being usable by a module to gain access to the bus without making a specific request to the arbitration unit for a dedicated packet.

Claim 21 (withdrawn): Apparatus as claimed in claim 20, wherein the first module to use the empty packet gains access to the bus.

Claim 22 (withdrawn): Apparatus as claimed in claim 20, wherein each module has means for converting a dedicated packet intended for itself into an empty packet.

Claim 23 (withdrawn): Apparatus as claimed in claim 20, wherein the arbitration unit is located at one end of the bus.

Claim 24 (withdrawn): Apparatus as claimed in claim 20, wherein the or each bus comprises:
a plurality of bus connection units for connecting modules to the bus concerned; and
a plurality of bus portions arranged in series, each bus portion, except the last in the series, being connected to the next portion in the series by way of a bus portion connection unit.

Claim 25 (withdrawn): Apparatus as claimed in claim 24, wherein each bus connection unit includes multiplexer circuitry for selectively connecting a module to the bus concerned.

Claim 26 (withdrawn): Apparatus as claimed in claim 24, wherein each bus connection unit includes output circuitry connected to the bus portions to which the unit is connected, the output circuitry being optimised for the length of the bus portions concerned.

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 7

Claim 27 (withdrawn): Apparatus as claimed in claim 24, wherein the bus portions are all substantially equal in length.

Claim 28 (withdrawn): Apparatus for a computer system comprising:

- a bus architecture;
- a plurality of modules connected to the bus architecture, each module being assigned an address range in a memory map of the apparatus;
- reception means for receiving and storing availability data indicative of the availability of modules;
- transaction request means for producing a transaction request including target address data indicating a target location in the memory map for the transaction;
- decoding means for decoding the target address data to produce identity data relating to a target module, the target module being assigned an address range in the memory map which includes the target address data;
- comparison means for analyzing the stored availability data corresponding to the target module identified by the identity data; and
- transaction means, responsive to the comparison means, for terminating the transaction request if the analyzed availability data indicates that the target module is unavailable.

Claim 29 (withdrawn): Apparatus as claimed in claim 28, comprising a control means for controlling access to the bus architecture by the modules and wherein the transaction means is operable to forward the transaction request to the control means, if the analyzed availability data indicates that the target module is available.

Claim 30 (currently amended): An integrated circuit for a computer system comprising:

- a bus architecture;
- a plurality of modules connected to the bus architecture; and
- an arbitration unit for granting access to the bus in response to requests received from the modules, the granting of access being in the form of a dedicated packet issued from the arbitration unit, whereby only the module which has been granted access can use that particular dedicated packet to gain access to the bus;

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 8

characterised in that the arbitration unit is operable to issue empty packets during periods when the bus is idle, the empty packets being usable by a module to gain access to the bus without making a specific request to the arbitration unit for a dedicated packet, wherein the bus is a pipelined packet switched bus that ~~does not allow circulating empty packets~~ is open-ended.

Claim 31 (previously presented): The integrated circuit as claimed in claim 30, wherein the first module to use the empty packet gains access to the bus.

Claim 32 (previously presented): The integrated circuit as claimed in claim 30, wherein each module has means for converting a dedicated packet intended for itself into an empty packet.

Claim 33 (previously presented): The integrated circuit as claimed in claim 30, wherein the arbitration unit is located at one end of the bus.

Claim 34 (withdrawn): Apparatus for a computer system comprising:

- a plurality of modules;
- a storage device;
- means for receiving read transaction requests from modules, each request including address data indicating the location of the data to be retrieved, and identity data indicating the source of the transaction message;
- means for sending the address data to the storage device;
- means for storing the identity data in a queue;
- means for receiving a retrieved data item from the storage device;
- means for matching the retrieved data item with the identity data at the head of the queue; and
- means for returning the retrieved data to the module identified by the matched identity data.

Claim 35 (previously presented): A computer system comprising the integrated circuit as claimed in claim 30.

Application No.: 09/787,353
Old Attorney's Docket No. 032658-016
New Attorney's Docket No. 0120-016
Page 9

Claim 36 (canceled)

Claim 37 (previously presented): A graphics processing system comprising the integrated circuit as claimed in claim 30.

Claim 38 (previously presented): A games console comprising the integrated circuit as claimed in claim 30.

Claim 39 (currently amended): A method of granting bus access to a module in an integrated circuit for a computer system comprising a plurality of modules interconnected by the bus, and an arbitration unit for granting access to the bus by issuing dedicated packets in response to requests received from the modules, the method comprising:

issuing empty packets from the arbitration unit during periods when the bus is idle;
and,

allowing any module to use the empty packet in order to gain access to the bus,
wherein the bus is a pipelined packet switched bus that ~~does not allow circulating empty packets~~ is open-ended.